美編設計|1111轉職專區
Facebook分享縮圖

轉職熱搜工作

您正在找美編設計的工作,共計30862筆職缺在等你,馬上去應徵吧!

  • IT Site Reliability Engineer (SRE)

    面議(經常性薪資達4萬元或以上) 40000元 新竹縣寶山鄉 3~4年工作經驗
    【本職缺僅接受台積電官方網站投遞】 請至台積電官方網站投遞個人履歷表,此職缺履歷登錄網址: https://careers.tsmc.com/careers/JobDetail?jobId=5448&source=1111 Established in 1987 and headquartered in Taiwan, TSMC pioneered the pure-play foundry business model with an exclusive focus on manufacturing its customers’ products. As of 2024, TSMC serves more than 500 customers and manufactures over 11,000 products for high-performance computing, smartphones, the Internet of Things (IoT), automotive, and digital consumer electronics. It is the world’s largest provider of logic ICs, with an annual capacity of 16 million 12-inch equivalent wafers. TSMC operates fabs in Taiwan as well as manufacturing subsidiaries in Washington State, Japan and China, and the Company began construction on a specialty technology fab in Dresden, Germany, in 2024. In Arizona, TSMC is building three fabs, with the first starting 4nm production in 2025, the second by 2028, and the third by the end of the decade. We are looking for a highly motivated and critical-thinking site reliability engineer to join tsmc. The ideal candidate should have exposure to systems in both staging and production and all technical teams. This position requires software development, support, IT operations, and on-call duties experience. Responsibilities: 1. Develop state-of-the-art applications 2. Continue to refactor existing applications 3. Transform repeatable tasks into automation tools 4. Contribute to writing tests to ensure software quality 5. Apply software design principles to ensure software quality 6. Ensure sustainability and performance of applications 7. Collaborate with peers in design and code reviews. 8. Willing to learn new IT technologies The complete interview process includes: 1. Manager interview 2. Hackerrank test 3. On-site personality and English test (which could be replaced if you have a script of officially English test 4. HR interview 5. Second manager interview (Optional assessment) 6. Technical review (Optional assessment). Fostering a global inclusive workplace reflects TSMC’s core values and business philosophy and is essential for our future success. Our commitment to global inclusive workplace allows us to create an environment where every employee, regardless of gender, age, disability, religion, race, ethnicity, nationality, political affiliation, or sexual orientation, can bring their unique perspective and experiences to work, enabling us to drive profitability, increase productivity, and unleash innovation. We strive to create a workplace that is equitable and accessible to all employees. We are committed to fostering an inclusive culture where every employee feels valued and empowered to contribute to our mission and provide excellent service to our global customers.
    展開
  • Digital Design and Automation Engineer

    面議(經常性薪資達4萬元或以上) 40000元 新竹市 工作經歷不拘
    【本職缺僅接受台積電官方網站投遞】 請至台積電官方網站投遞個人履歷表,此職缺履歷登錄網址: https://careers.tsmc.com/careers/JobDetail?jobId=532&source=1111 Established in 1987 and headquartered in Taiwan, TSMC pioneered the pure-play foundry business model with an exclusive focus on manufacturing its customers’ products. As of 2024, TSMC serves more than 500 customers and manufactures over 11,000 products for high-performance computing, smartphones, the Internet of Things (IoT), automotive, and digital consumer electronics. It is the world’s largest provider of logic ICs, with an annual capacity of 16 million 12-inch equivalent wafers. TSMC operates fabs in Taiwan as well as manufacturing subsidiaries in Washington State, Japan and China, and the Company began construction on a specialty technology fab in Dresden, Germany, in 2024. In Arizona, TSMC is building three fabs, with the first starting 4nm production in 2025, the second by 2028, and the third by the end of the decade. Responsibilities: Front-end to back-end large scale digital circuit design for system-on-chips and 3DICs, responsible for designing with the state-of-the-art process technologies and developing corresponding CAD flows that explores cutting edge design methodologies and latest EDA tools, either for internal first-in-the-industry testchips or leading customer’s products Fostering a global inclusive workplace reflects TSMC’s core values and business philosophy and is essential for our future success. Our commitment to global inclusive workplace allows us to create an environment where every employee, regardless of gender, age, disability, religion, race, ethnicity, nationality, political affiliation, or sexual orientation, can bring their unique perspective and experiences to work, enabling us to drive profitability, increase productivity, and unleash innovation. We strive to create a workplace that is equitable and accessible to all employees. We are committed to fostering an inclusive culture where every employee feels valued and empowered to contribute to our mission and provide excellent service to our global customers.
    展開
  • 【2026 TSMC Campus Recruitment】Design and Technology Platform Engineer (DTP)

    面議(經常性薪資達4萬元或以上) 40000元 新竹縣寶山鄉 工作經歷不拘
    【本職缺僅接受台積電官方網站投遞】 請至台積電官方網站投遞個人履歷表,此職缺履歷登錄網址: https://careers.tsmc.com/careers/JobDetail?jobId=19034&source=1111&tags=domestic+campus+2026_1111 Established in 1987 and headquartered in Taiwan, TSMC pioneered the pure-play foundry business model with an exclusive focus on manufacturing its customers’ products. As of 2024, TSMC serves more than 500 customers and manufactures over 11,000 products for high-performance computing, smartphones, the Internet of Things (IoT), automotive, and digital consumer electronics. It is the world’s largest provider of logic ICs, with an annual capacity of 16 million 12-inch equivalent wafers. TSMC operates fabs in Taiwan as well as manufacturing subsidiaries in Washington State, Japan and China, and the Company began construction on a specialty technology fab in Dresden, Germany, in 2024. In Arizona, TSMC is building three fabs, with the first starting 4nm production in 2025, the second by 2028, and the third by the end of the decade. At the beginning of new module research, IC design engineers and R&D engineers would closely cooperate with customers. Once the new module technologies are developed, we could accomplish the goal of massive production and have customers’ new product launch in a short time. At TSMC, you will have the opportunity to work with the most advanced module technologies, provide solutions to partners in the global IC design ecosystem, and ensure competitiveness in power, performance, and area. Responsibilities: At the beginning of new module research, IC design engineers and R&D engineers would closely cooperate with customers. Once the new module technologies are developed, we could accomplish the goal of massive production and have customers’ new product launch in a short time. At TSMC, you will have the opportunity to work with the most advanced module technologies, provide solutions to partners in the global IC design ecosystem, and ensure competitiveness in power, performance, and area. 1. Physical Designer The principal responsibility of the candidate is to perform complete netlist to GDS physical design steps which include floor plan, PNR, timing closure, IR/EM analysis, layout verification, formal verification, and other tape out related tasks. The candidate will work in a talented team to design advanced chips using cutting-edge process nodes while meeting high standard design requirements. 2. Standard Cell Engineer (1) Pathfinding of library characterization for leading edge tech nodes. (2) Support industrial standard library kits generation and QC. (3) In-house library generation flow and/or utility development. (4) RC parasitic extraction analysis and APR related analysis. 3. Layout Engineer (1) IC layout for advanced technology (Std. cell/Memory/AMS/IO). (2) Layout structure development for new technology. (3) Pathfinding for new technology development. (4) Customer engagement and layout support. (5) Design and technology co-optimization (DTCO). (6) AI and automation for layout and physical design. 4. System and Chip Design Solutions Development Please refer to the Link: https://careers.tsmc.com/zh_TW/careers/JobDetail?jobId=516 5. FE design & DFT (1) Test chips development for advanced nodes, including physical design (APR), logic synthesis and DFT (Scan insertion + ATPG). (2) Design flow development for test chips design, which requires the programming skills, Tcl, Python, C-shell scripting etc. (3) Technology benchmarking for PPA evaluation of the advanced nodes. (4) DTCO (Design & Technology Co-Optimization) pathfinding and development. 6. SRAM Engineer (1) SRAM design in advanced nodes for mobile, high-performance computing, IoT, automotive applications. (2) RRAM/MRAM, emerging memory development. (3) In memory computing research and development. 7. Design Flow/Methodology (1) Advanced technology process design kits (PDK) and tech files (DRC, LVS, RC, etc.) development and technical support. (2) Advanced technology design development flow development and technical support. (3) Automation program development to support design kits and flow development productivity/quality. Fostering a global inclusive workplace reflects TSMC’s core values and business philosophy and is essential for our future success. Our commitment to global inclusive workplace allows us to create an environment where every employee, regardless of gender, age, disability, religion, race, ethnicity, nationality, political affiliation, or sexual orientation, can bring their unique perspective and experiences to work, enabling us to drive profitability, increase productivity, and unleash innovation. We strive to create a workplace that is equitable and accessible to all employees. We are committed to fostering an inclusive culture where every employee feels valued and empowered to contribute to our mission and provide excellent service to our global customers.
    展開
  • SAP開發課級主管_記憶體模組大廠 (3010117)

    面議(經常性薪資達4萬元或以上) 40000元 台北市內湖區 5~6年工作經驗
    一、團隊與組織管理 1.領導企業營運開發團隊(SAP開發 / Integration / AI應用) 2.建立系統開發與交付機制(SDLC / Agile / DevOps) 3.負責團隊人力規劃、技術培育與績效管理(約 3–5 人) 4.與營運管理課協同,確保開發與維運順利銜接 二、系統與架構治理 1.主導企業系統架構設計(SAP S/4HANA + 異質系統整合) 2.規劃系統整合架構(API / Interface / Middleware) 3.設計資料架構與資料流(Data Model / Data Flow) 4.建立開發規範與技術標準(Coding / Transport / Version Control) 三、需求與系統設計 1.主導業務需求訪談與系統解決方案設計 2.撰寫與審查功能規格與技術規格(FS / TS) 3.設計跨模組流程(FI/CO/MM/SD/PP/QM/WM)整合 4.建立可重用開發元件與標準化方案 四、專案與跨部門協作 1.主導系統開發與整合專案(Enhancement / Integration / Automation) 2.控管專案時程、品質與風險 3.跨部門溝通(IT / 財務 / 業務 / 製造) 4.協同 SAP 顧問與外部開發團隊推動專案 五、AI 與自動化推動(與營運管理課共同推進) 1.評估並導入 AI 應用(AI Agent / RPA / Automation) 2.設計 AI 與 ERP / Workflow / BI 系統整合模式 3.推動流程自動化與智慧化應用落地 4.支援企業 AI 技術導入與架構設計 六、治理與合規 1.確保系統開發符合內控與資安要求(ITGC / Audit) 2.建立開發流程之控制機制(Change / Transport / Authorization) 3.配合內外部稽核與文件準備 任職資格 1.5 年以上 SAP 或系統開發相關經驗 2.具系統開發或整合專案經驗 3.曾帶領團隊(3–5人)者尤佳 4.熟悉 SAP 導入或開發專案流程
    展開
  • 儲備製程副工程師(新竹、台中、台南)

    面議(經常性薪資達4萬元或以上) 40000元 新竹縣寶山鄉 工作經歷不拘
    【本職缺僅接受台積電官方網站投遞】 請至台積電官方網站投遞個人履歷表,此職缺履歷登錄網址: https://careers.tsmc.com/careers/JobDetail?jobId=18807&source=1111 台積公司成立於1987年,率先開創了專業積體電路製造服務之商業模式,自此成為世界領先的專業積體電路製造服務公司。台積公司以領先業界的製程技術及設計解決方案組合支援其客戶及夥伴生態系統的蓬勃發展,以此釋放全球半導體產業的創新。身為全球的企業公民,台積公司的營運範圍遍及亞洲、歐洲及北美,致力成為企業社會責任的行動者。2024年,台積公司提供最廣泛的先進製程、特殊製程及先進封裝等不同製程技術,為500多個客戶生產超過11,000種不同產品。台積公司企業總部位於台灣新竹。進一步資訊請至台積公司網站https://www.tsmc.com.tw查詢。 儲備製程副工程師職位旨在培育工程專業人才。您將接受至多12個月的訓練課程,通過考核後正式擔任製程副工程師。若考核未達要求,公司將提供指導與進行績效改善計畫,幫助您提升技能。如最終未達目標,公司將與您共同商討下一步職涯規劃。 職務說明: 1. 具備積極學習動力,並擁有紮實技術背景與能力,能維持邏輯晶片產品的製程技術。 2. 具備高度團隊合作能力,包含與元件、整合、良率提升、曝光、蝕刻、薄膜領域之間的溝通協調。 3. 負責日常操作的維護工作,包括與設備工程師合作進行機台設備故障排除與復歸,並指導技術人員操作。 4. 依公司需求配合假日排班輪值,實際安排將依工作需求及培訓進度調整。 營造一個合乎台積公司核心價值與經營理念的全球共融職場,對於公司未來成功至關重要。台積公司對全球共融職場的承諾,旨在讓每位員工無論性別、年齡、身心障礙、宗教、種族、族群、國籍、政治立場或性傾向,都能將其自身的觀點與經驗帶入工作,促進企業推升獲利、增加生產力並釋放創新。我們致力於創建一個公平無障礙的工作場所。台積公司承諾促進文化共融,讓每一位員工都覺得被重視且有能力為企業使命提供貢獻,並為全球各戶提供卓越服務。
    展開
  • 【防水業務】有業務、房仲、工程相關業務 經驗者佳

    月薪 30000~80000元 新北市永和區 工作經歷不拘
    # 超耐防水- 防水第一品牌 # 想要在一個像設計公司般環境優良的團隊工作嗎? 想要在愉快開放的氛圍中成長嗎? 來加入我們吧! 工作相關: 1. 工作區域:台北市、新北市為主。(大台北地區) 2. 案場勘查:前往客戶現場,測量場勘、講解說明。 3. 製單報價:勘案後製作報價單給客戶,後續對接溝通。 4. 團隊融洽:同事、主管善於溝通有活力,溝通無障礙,工作氣氛愉快! 5. 必備技能:擁有基本的Word使用能力,優秀的溝通能力及積極進取的態度! 我們提供: . 優良環境:工作環境優良,像設計公司一樣的辦公氛圍,讓你每天上班都開心! . 證照培訓:提供全面的培訓計畫,幫助你考取相關證照! . 學習專業:學習塗抹、防水、建築、泥做、木做、高空繩索、高科技設備等相關專業。 我們希望你: 1. 有責任心,能夠細心處理工作細節。 2. 擁有積極的學習態度,願意學習新技能。 3. 善於團隊合作,樂於分享和交流。 4. 具備防水相關知識及經驗。 5. 有防水業務或相關工作經驗,能馬上上手,成為即戰力! !趕快加入我們,一起打造防水界的未來之星!
    展開
  • SAP管理課級主管_記憶體模組大廠 (3010118)

    面議(經常性薪資達4萬元或以上) 40000元 台北市內湖區 5~6年工作經驗
    職責要求 一、團隊與系統管理 1.領導 SAP 各模組(FI/CO/MM/SD/WM/QM/HR)、WMS、BI(SAC / DWC)維運與優化團隊 2.負責系統穩定度、效能監控與 SLA 達成(Incident / Problem / Change 管理) 3.建立與優化 IT 服務管理機制(ITSM / ITIL Framework) 4.管理團隊人員(約 3–5 人),包含績效管理、人才培育與技術提升 二、系統與技術治理 1.主導系統架構規劃(SAP S/4HANA + 異質系統整合) 2.熟悉 SDLC(Software Development Life Cycle)流程與治理 3.具備 ABAP 開發概念,能與開發團隊進行技術溝通與設計審查 4.協同 SAP / 非 SAP 系統(如 PLM / MES / WMS / API 平台)整合 三、需求與流程管理 1.主導業務需求訪談、流程分析與系統藍圖規劃 2.提供企業流程優化建議(Finance / Supply Chain / Manufacturing) 3.負責系統設計(Functional Spec / Technical Spec / Data Model) 四、專案與跨部門協作 1.負責 SAP 專案管理(Roll-out / Enhancement / Integration / Upgrade) 2.跨部門溝通與資源整合(IT / 財務 / 業務 / 製造) 3.控管專案時程、風險與交付品質 五、數位轉型與 AI 推動 1.推動 AI 導入與自動化(AI Agent / RPA / Intelligent Automation) 2.評估 AI 在營運流程中的應用場景(如財務、供應鏈、報表分析) 3.與技術團隊合作導入 AI API / 模型應用 六、稽核與合規 1.配合內外部稽核(Internal Audit / External Audit / SAP Audit) 2.確保系統符合內控、資訊安全與法規要求 任職資格 1.5 年以上 SAP 相關經驗(顧問或企業內部 IT 皆可) 2.具 SAP 模組維運、導入或升級經驗 3.曾帶領團隊(至少 3–5 人)者尤佳 4.具跨系統整合經驗(如 SAP + PLM / MES / WMS / BI)尤佳 5.具 SAP S/4HANA 經驗或升級專案經驗尤佳
    展開
  • 【高空繩索技術員二級 - 需穩定有責任心】

    月薪 50000~120000元 新北市永和區 工作經歷不拘
    # 超耐防水- 防水第一品牌 # !!!注意!!! 須已具備繩索技術證照二級,並且熟練防水相關技能。 ➤ 關於我們 超耐防水專注於各類建築物的防水施工,從高樓大廈到家庭公寓,我們都能搞定! 在這裡,你將學到最專業的防水技術,成為業界的頂尖高手。 公司環境優良,氛圍像是設計公司,讓你在舒適的工作環境中成長。 ➤ ➤我們提供 1. 友善環境:歡迎有活力的你加入,我們的工作氛圍輕鬆愉快,讓你樂在其中! 2. 健康保障:嚴格管理工作場所,絕對禁止飲酒,保障你的健康和安全。 3. 學習專業:能學習到塗抹、防水、建築、泥做、木做、高科技設備等相關專業。 ● 快樂的工作氛圍 我們的同事和主管溝通無障礙,工作氛圍輕鬆愉快,讓你每天都充滿動力和笑聲。 ➢ 我們希望你 1.有決心:面對挑戰不退縮,願意學習新技能。 2.有體力:防水施工需要一定的體力,保持健康體魄。 3.無不良嗜好:保持良好的生活習慣,對工作充滿熱情。 .附註. 1. 勞健退保險俱全。 2. 提供所有同仁團體保險。 3. 安全裝置俱全,一定要使用安全設備。
    展開
  • 【高空繩索技術員三級 - 需穩定有責任心】

    月薪 60000元 新北市永和區 工作經歷不拘
    # 超耐防水- 防水第一品牌 # !!!注意!!! 須已具備繩索技術證照三級,並且熟練防水相關技能。 ➤ 關於我們 超耐防水專注於各類建築物的防水施工,從高樓大廈到家庭公寓,我們都能搞定! 在這裡,你將學到最專業的防水技術,成為業界的頂尖高手。 公司環境優良,氛圍像是設計公司,讓你在舒適的工作環境中成長。 ➤ ➤我們提供 1. 友善環境:歡迎有活力的你加入,我們的工作氛圍輕鬆愉快,讓你樂在其中! 2. 健康保障:嚴格管理工作場所,絕對禁止飲酒,保障你的健康和安全。 3. 學習專業:能學習到塗抹、防水、建築、泥做、木做、高科技設備等相關專業。 ● 快樂的工作氛圍 我們的同事和主管溝通無障礙,工作氛圍輕鬆愉快,讓你每天都充滿動力和笑聲。 ➢ 我們希望你 1.有決心:面對挑戰不退縮,願意學習新技能。 2.有體力:防水施工需要一定的體力,保持健康體魄。 3.無不良嗜好:保持良好的生活習慣,對工作充滿熱情。 .附註. 1. 勞健退保險俱全。 2. 提供所有同仁團體保險。 3. 安全裝置俱全,一定要使用安全設備。
    展開
  • 【2026 TSMC Campus Recruitment】儲備模組副工程師Module Associate Engineer (MAE)

    面議(經常性薪資達4萬元或以上) 40000元 新竹縣寶山鄉 工作經歷不拘
    【本職缺僅接受台積電官方網站投遞】 請至台積電官方網站投遞個人履歷表,此職缺履歷登錄網址: https://careers.tsmc.com/careers/JobDetail?jobId=19045&source=1111&tags=Domestic+Campus+2026_1111 台積公司成立於1987年,率先開創了專業積體電路製造服務之商業模式,自此成為世界領先的專業積體電路製造服務公司。台積公司以領先業界的製程技術及設計解決方案組合支援其客戶及夥伴生態系統的蓬勃發展,以此釋放全球半導體產業的創新。身為全球的企業公民,台積公司的營運範圍遍及亞洲、歐洲及北美,致力成為企業社會責任的行動者。2024年,台積公司提供最廣泛的先進製程、特殊製程及先進封裝等不同製程技術,為500多個客戶生產超過11,000種不同產品。台積公司企業總部位於台灣新竹。進一步資訊請至台積公司網站https://www.tsmc.com.tw查詢。 說明: 模組副工程師職位,旨在培育未來的工程專業人才。您將參與至多十二個月的全面性訓練課程,當通過考核展現您的技術能力與問題解決能力後,您將正式成為模組副工程師。在訓練期間,您將接受全面性的技術課程與實務操作,並參加相關考核,包括技術測試及工作績效評估。若考核結果未完全符合要求,公司將提供額外指導與學習資源,並安排您進入績效改善計畫,協助您提升技能並發揮潛力。若最終未達成預期目標,公司將與您討論職涯規劃的下一步安排。 工作內容: 1. 負責半導體產品線機台設備維修及保養 2. 管理及改善機台零件系統、包含廠商與下包商之零件備品管理 3. 設計機台保養制具及流程改善以增進機台穩定性 4. 需配合日、夜/假日班輪值(約每四週輪值一次大夜班,一次輪值六天),實際安排將依工作需求及培訓進度調整 5. 加入台積電,您將享有: A. 挑戰百萬年薪: (1) 高競爭力的薪資水準及獎酬機制 (2) 夜班獎金:尚未成為正式模組副工程師期間,若跟值夜班,將發放跟值獎金NT$4,500;正式成為模組副工程師後,每月獨立輪值大夜班一次(六天),將發放大夜獎金NT$8,000。(上述獎金若大夜班未滿六天將依比率計算) (3) 分紅獎勵:每季依公司營運獲利分享業績獎金, 讓您1年、4季、12個月都能領取豐厚的薪資獎酬 B. 豐富寬廣的培訓發展,以及職涯升遷: (1) 專業訓練:全球最先進的中科訓練中心,十二吋廠儲備模組副工程師安排六周全職訓練課程 (2) 職涯升遷:垂直往上或水平轉換的職務機會,永不設限 C. 高規格的工作環境: (1) 美食饗宴:24小時提供多樣化異國美食 (2) 休假優給:給予優於勞基法之彈性休假及病假 營造一個合乎台積公司核心價值與經營理念的全球共融職場,對於公司未來成功至關重要。台積公司對全球共融職場的承諾,旨在讓每位員工無論性別、年齡、身心障礙、宗教、種族、族群、國籍、政治立場或性傾向,都能將其自身的觀點與經驗帶入工作,促進企業推升獲利、增加生產力並釋放創新。我們致力於創建一個公平無障礙的工作場所。台積公司承諾促進文化共融,讓每一位員工都覺得被重視且有能力為企業使命提供貢獻,並為全球各戶提供卓越服務。
    展開